

UNIT-1

B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]

Ques. What do you mean by doping? Describe its need. Differentiate between n- Type & p- Type Semiconductor.

Soln: Doping is the process of adding impurities to intrinsic semiconductors. Trivalent & Pentavalent atoms are used for doping. When trivalent impurities are added then it becomes p-type semiconductor. When pentavalent impurities are added then it becomes n-type semiconductor.

Need of Doping: Doping is done to increase the conductivity of the conductor devices. Doping creates extra holes or extra electrons to do the flow of current. So conductivity of intrinsic semiconductor increases.

Differentiate Between N-TYPE & P-TYPE SEMICONDUCTOR


N-Type	P-Type
1. Pentavalent impurities such as P, As, Sb are added.	1. Trivalent impurities such as Al, B, Ga are added.
2. Impurities are called donor atoms.	2. Impurities are called Accepter atoms.
3. Majority carriers are electrons & minority carriers are holes.	3. Majority carriers are holes & minority carriers are electrons.
4. The donor energy level is close to Conduction Band.	4. The Accepter energy level is close to Valence Band.

Ques 2. Discuss the formation of depletion layer in diode. Also Explain the effect of temperature on diode.

Soln: When a p-n junction is formed then hole starts to move from p to n & electron starts to move from n to p due to concentration gradient. This is called Diffusion process. An electric field is gen-

B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]
at junction, which stops the further movement of charge carriers. A layer of immobile ions is formed.

A layer of immobile ions is formed called depletion layer or space charge region.



Effect of temperature on the p-n junction
Forward Bias Condition: In this case, the voltage is applied in the forward direction. At 0°C, the current is 2.5 mA.

Reverse Bias Condition:
@ Reverse Current - Reverse current is very small.
Let $I_S = I_R$
 $I_S = I_R e^{V_D/T}$

Generally it doubles for every 10°C
Breakdown voltage (V_B): Breakdown voltage increases with increase in temperature.

Ques 20. Define the term
• What is the value of ripple factor in Full Wave Rectifier?

life we need. Differentiate

between intrinsic semiconductors & doping. When it is n-type semiconductor + when P-type semiconductor.

As the conductivity of semi-conductor increases due to extra electrons so increase in intrinsic semiconductor increases.

P-TYPE SEMICONDUCTOR

P-Type

Intrinsic impurities such as Ga are added.

Carriers are called Acceptors

Major carriers are holes & minor carriers are electrons.


Major energy level is
Conduction Band.

Unidirectional diode. Also

Major carriers start to move
due to concentration
gradient field is generated

B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]

at the junction, which stops the further movement of electrons & holes. So, a layer of immobile ions is formed at the junction. This layer is called depletion layer or SPACE CHARGE REGION.



Effect of temperature on the P-n junction diode -

- Forward Bias Condition: In this case, the characteristics of diode shift to the left at a rate of $2.5 \text{ mV}/^\circ\text{C}$ rise in temperature & vice versa.


Reverse Bias Condition:

- (a) Reverse Current - Reverse current increases with increase in temperature & vice versa. Let I_{S1} : Reverse current at temp. T_1
 I_{S2} : Reverse current at temp. T_2

$$I_{S2} = I_{S1} [2^{(T_2 - T_1)/10}] = I_{S1} (2^{\Delta T/10})$$

- (b) Generally, it doubles for every 10°C rise in temperature.

- (c) Breakdown voltage (V_b) - Breakdown voltage increases with increase in temperature & vice versa.



- Ques 10. Define the term Ripple factor. Derive its expression.
 Ques 11. What is the value of ripple factor for a Half Wave Rectifier & a Full Wave Rectifier?

B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]

Soln: The output of rectifier has AC component (ripple) & DC component both. Ripple factor measures how much amount of ac component is present in the output. So the effectiveness of a rectifier depends on the magnitude of ripple in the output. Smaller the ripple more effective is the rectifier. "Ripple factor is defined as the ratio of rms value of ac component to the dc component in the rectifier"

$$\gamma = \frac{I_{ac}}{I_{dc}}, \text{ but } I_{ac} = \sqrt{I_{rms}^2 - I_{dc}^2}$$

Dividing both sides with I_{dc}

$$\frac{I_{ac}}{I_{dc}} = \frac{1}{I_{dc}} \sqrt{I_{rms}^2 - I_{dc}^2} = \sqrt{\frac{I_{rms}^2 - 1}{I_{dc}^2}}$$

for Half Wave Rectifier: $I_{rms} = I_m/2$ $I_{dc} = I_m/\pi$

$$\gamma = \sqrt{\left(\frac{I_{rms}}{I_m}\right)^2 - 1} = \sqrt{\frac{\pi^2 - 1}{4}}$$

$$\gamma = 1.21$$

So Ripple factor of Half wave rectifier is very high.

for Full Wave Rectifier [Center-Tapped Rectifier or Bridge Rectifier]

$$\gamma = \sqrt{\frac{I_{rms}^2}{I_{dc}^2} - 1} \quad : I_{rms} = I_m/\sqrt{2} \quad I_{dc} = 2I_m/\pi$$

$$\gamma = \sqrt{\left(\frac{\pi}{2\sqrt{2}}\right)^2 - 1}$$

$$\gamma = \sqrt{\frac{\pi^2}{4(2)} - 1} = 0.48$$

$$\gamma = 0.48$$

- Ques 12. In the bridge rectifier circuit, the secondary voltage $V_s = 100 \sin 50t$ & load resistance is $1 \text{ k}\Omega$: (i) DC current
 (ii) RMS value of current (iii) Efficiency (iv) Ripple factor.

B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]

Soln: Given: $V_S = 100 \text{ V} \text{ sin}(\omega t)$, $R_L = 1 \text{ k}\Omega$, $\omega = 0$
 $V_m = 100$
 $I_m = \frac{V_m}{R_L + 3\%} = \frac{100}{1 \times 10^3 + 0} = 100 \text{ mA}$

$$I_{dc} = \frac{2I_m}{\pi} = \frac{2 \times 100 \times 10^{-3}}{\pi} = 63.66 \text{ mA}$$

$$I_{rms} = \frac{I_m}{\sqrt{2}} = \frac{100 \times 10^{-3}}{\sqrt{2}} = 70.7106 \text{ mA}$$

$$\text{Efficiency} = \frac{\text{dc o/p power}}{\text{ac o/p power}}$$

$$\text{dc o/p power} = I_{dc}^2 R_L = \left(\frac{200}{\pi}\right)^2 \times 10^{-6} \times 1 \times 10^3 = 4.0528 \text{ W}$$


$$\text{ac o/p power} = I_m^2 (R_L + 3\%)^2 = \left(\frac{100}{\sqrt{2}}\right)^2 (1 \times 10^3) = 5.0 \text{ W}$$

$$\text{Efficiency} = \frac{4.0528}{5.0} \times 100 = 0.8104 \times 100 = 81.04\%.$$

$$\text{Ripple factor } V' = \sqrt{\frac{I_{rms}^2 - 1}{I_{dc}^2}} = \sqrt{\left(\frac{70.7106}{63.66}\right)^2 - 1} = \sqrt{0.2337}$$

$V' = 0.48$

Ques 13. For the circuit shown below, determine the value of maximum & minimum Zener diode current.



B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]

Soln: Zener diode acts as the voltage regulator in the circuit & the voltage supply is variable hence, excess of voltage over 50V will appear across R_L resistance.

Thus, minimum voltage across R_L resistance is 50V

Current through R_L resistance is $I_1 = \frac{30}{5000} = 6 \text{ mA}$

Also, maximum voltage across R_L resistance is 120V - 50V = 70V
 Current through R_L resistance is $I_1' = \frac{70}{5000} = 14 \text{ mA}$

Now, voltage across load resistance of 10k ohm is 50V

Thus, current through 10k ohm will be $I_2 = \frac{50}{10000} = 5 \text{ mA}$

Hence, maximum current through Zener diode is

$$I_Z = I_1' - I_2 = 14 - 5 = 9 \text{ mA}$$


minimum current through Zener diode is

$$I_Z = I_1 - I_2 = 6 - 5 = 1 \text{ mA}$$

$I_{Z\max} = 9 \text{ mA}$

$I_{Z\min} = 1 \text{ mA}$

Ques 14. Differentiate between clipper & clammer circuit. Define & draw output voltage for given network.



CLIPPER

1. Clipper defines the amplitude of the output voltage.
2. Output voltage is less than the input voltage.
3. Energy storage component is required i.e. Capacitor is used.

CLAMPER

1. Clammer shifts the DC level of the output voltage.
2. Output voltage is multiple of input voltage.
3. Energy storage component is required i.e. Capacitor is used.


B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]

DC level remains same.


Shape of the output waveform remains same.

Applications: Transmitter, receiver, amplitude selector etc.


6. Application circuits, 5




Case 1 $V_{in} > T/2$; when $V_{in} > 4V$, $V_O = 1$




Case 2 $T/2 > V_{in}$; when $V_{in} < 4V$, $V_O = 0$



Case 3 $V_{in} < 4V$, Diode is Reverse Biased, hence $V_O = V_{in}$



Case 4 $T/2 < V_{in}$; when $V_{in} < 4V$, $V_O = 0$



Case 5 $V_{in} > T/2$; when $V_{in} > 4V$, $V_O = 1$

Case 6 $V_{in} < T/2$; when $V_{in} < 4V$, $V_O = 0$

Case 7 $T/2 < V_{in} < 4V$; when $4V < V_{in} < T/2$, $V_O = V_{in}$

Electronics Engineering

as in the circuit & the
voltage over $50V$ will be

$$\frac{30}{1000} = 6mA$$

$$i_2 = \frac{120V - 50V}{100} = 7mA$$

$$i_3 = \frac{50}{10000} = 5mA$$

$$i_4 = 14 - 5 = 9mA$$

$$i_5 = 6 - 5 = 1mA$$

Circuit Determination


DC level of the

multiple of input


current is required

B.Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]


- 4. DC level remains same.
- 5. Shape of the output waveform changes.
- 6. Applications: Transmitter, receivers, amplitude selector etc.
- 4. DC level get shifted.
- 5. Shape of the Output waveform remains same as Input waveform.
- 6. Applications: In Voltage multiplier circuits, Sonar, Radar system etc.






Case 1 0 to T/2; when $V_{in} > 4V$, Diode is forward bias as for Si $V_p = 0.7V$



$V_{in} < 4V$, Diode is Reverse Bias, hence open switch.



Case 2 T/2 to T; when $V_{in} < 4V$, Diode will be Reverse Bias, hence open switch.




B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

Ques. Explain Positive & Negative clamps using suitable circuit diagram & input/ output waveform. Belliefit output voltage for the given Network.

Positive Clamper:


It shifts the AC signal in upward direction then clamper is called Positive Clamper.




Case 1: 0 to T/2; Diode is Reverse Bias capacitor is charged $20 - V_o$

$$V_o = 2V$$

Case 2: T/2 to T; Diode is Forward Bias capacitor is charged $V_o = 0$




Negative Clamper: It shifts the ac signal in downward direction. then clamper is called Negative clamper.




Case 1: 0 to T/2; Diode is Forward Bias capacitor is charged $10 - V_o$

$$V_o = 0$$

Case 2: T/2 to T; Diode is Reverse Bias capacitor is charged $V_o = -2V$



Positive Clamper:




Case 1: 0 to T/2; $V_o = 10V$

$$V_o = 10V$$

Case 2: T/2 to T; $V_o = 0$

$$V_o = 0$$




Case 1: 0 to T/2; $V_o = 10V$

$$V_o = 10V$$

Case 2: T/2 to T; $V_o = 40V$

$$V_o = 40V$$



Q.3) Draw & explain the V-I characteristic of a P-N Junction diode.
Also describe the effect of temperature on diode.

Sol: V-I characteristic of P-N Junction diode:-
diode current equation is:-

$$I_D = I_S [e^{V_D/\eta V_T} - 1] \quad \text{---(1)}$$

where I_D = diode current

I_S = Reverse saturation current

V_D = diode voltage

V_T = volt equivalent of temperature

η = Ideality factor for $\eta=1 \rightarrow$ Ge
 $\text{Si} \rightarrow \eta=2$

$V_T = \frac{kT}{11600}$ volt (T should be in kelvin) at room temp $V_T = 26 \text{ mV}$.

i) Unbiased condition:- $V_D = 0$
 $I_D = I_S [e^{V_D/\eta V_T} - 1]$ where $V_D = 0$

then $I_D = I_S [e^0/\eta V_T - 1] = I_S [1 - 1]$

$$I_D = I_S [0] = 0 \quad \boxed{I_D = 0}$$

So curve passes through the origin.

ii) forward bias condition:- $V_D = +ve$

$$I_D = I_S [e^{V_D/\eta V_T} - 1]$$

$$\text{But } e^{V_D/\eta V_T} \ggg 1$$

Therefore equation 1 becomes

$$I_D \approx I_S (e^{V_D/\eta V_T})$$

Hence forward characteristics is of exponential in nature.

iii) Reverse bias:-


$$\begin{aligned} V_D &= -ve \\ I_D &= I_S [e^{-V_D/\eta V_T} - 1] \\ &= I_S \left[\frac{1}{e^{V_D/\eta V_T}} - 1 \right] \end{aligned}$$

$$\text{But } \frac{1}{e^{V_D/\eta V_T}} \lll 1$$

so equation 1 becomes

$$I_D \approx -I_S$$

miet



B.Tech I Year [Subject Name:
effect of temperature or

a) forward bias:- In case of si diode shift to the temp. and vice-versa.

b) Reverse bias condition:- with increase in temp. a. at temp T_1 then at temp.

$$I_{S2} = I_{S1} [2^{(T_2-T_1)}]$$

ii) Breakdown voltage (V_Z): - Breakdo

Q.4) Explain the knee of the Reverse sat to 10 μA at 300k. d applied to obtain d

Sol: knee voltage: required to start this minimum or cut-off

For Ge
for Si

effect of temperature on V-I characteristic of P-N junction diode:-


(a) Forward bias:- In case of forward bias region the characteristic of si diode shift to the left at a rate of 2.5 mV/C rise in temp. and vice-versa.

(b) Reverse bias Condition:- (i) Reverse current:- Reverse current increase with increase in temp. and vice versa. Let I_{S1} is the reverse current at temp T_1 then at temp T_2 , I_{S2} can be calculated as :-

$$I_{S2} = I_{S1} [2^{(T_2 - T_1)/10}] = I_{S1} [2^{\Delta T/10}]$$

$$I_{S2} = I_{S1} [2^{\frac{\Delta T}{10}}]$$

(ii) Breakdown voltage (V_D):- Breakdown voltage increases with increase in temp



135°C
27°C
-75°C

(Q.4) Explain the knee voltage. what is knee voltage of Ge, Si, P? the Reverse saturation current of si P-N Junction diode is $10 \mu\text{A}$ at 300K . determine the forward bias voltage to be applied to obtain diode current of 100mA .

Sol: knee voltage:- A minimum positive voltage is required to start conduction in a forward biased diode. This minimum positive voltage is called knee voltage or cut-off voltage (V_k).

$$\text{for Ge } V_k = 0.3 \text{ V}$$

$$\text{for Si } V_k = 0.7 \text{ V}$$

(Q.4) The reverse saturation current of Si P-N junction diode is $10 \mu\text{A}$ at 300K . Determine the forward bias voltage to be applied to obtain diode current of 100mA .

Ans

$$I_D = I_S [e^{\frac{V_D}{kT}} - 1]$$

$$100 \times 10^{-3} = 10 \times 10^{-6} [e^{\frac{V_D}{2 \times 0.026}} - 1]$$

$$10000 = e^{\frac{V_D}{0.0518}}$$

taking ln on both side

$$9.21 = \frac{V_D}{0.0518}$$

$$V_D = 0.47 \text{ V}$$


(Q.5) Explain the V-I characteristics of ideal diode in forward bias & Reverse bias conditions. Give all the equivalent/approximation circuits of a diode.

Ans Ideal Equivalent circuit

In ideal diode, $R_f = 0$, $V_T = 0$ and $I_b = 0$.


An ideal diode can be used as a perfect switch.

V-I characteristics-




Equivalent circuits of a diode:-


- (i) Piecewise linear equivalent circuits:- In this circuit diode can non linear characteristics is replaced by a straight line. So resistance of diode is constant. Diode is replaced by battery with resistance in series.



- (ii) Simplified equivalent circuits:- Since diode forward resistance is low. So it can be neglected i.e. $RF = 0$. Diode is replaced by battery.



- (iii) Ideal equivalent circuit:- In ideal diode $RF = 0$, $Vr = 0$ & $IS = 0$. An Ideal diode can be used as a perfect switch.



- (Q.6) describe breakdown mechanism of diode. Differentiate between avalanche and Zener breakdown.

Sol: breakdown Mechanism:- If the reverse bias of P-N Junction is increased, a point will reach the Junction breakdown & reverse current rises sharply. This specific value of the reverse bias voltage is called breakdown voltage (V_z). The following two process cause J.B. breakdown.

- ① Zener breakdown:- It occurs in highly doped diode. In highly doped diode width of depletion layer is narrow. So electric field is very high. In depletion layer, so force is very high. This high force pulls valence electron into conduction band by breaking covalent bonds. These electrons become free electrons and form a large reverse current. This is called Zener breakdown. As negative i.e. raising the temp. will cause smaller breakdown voltage.

- ② Avalanche Breakdown:- It occurs in lightly doped diode. In lightly doped diode width of depletion layer is wide. So electric field and force are low. This low force can not break the covalent bond.

As reverse voltage is increased the energy ($\frac{1}{2}mv^2$) of minority carriers increases while travelling. These minority carriers will collide with the stationary atom present in the layer & impart some of the kinetic energy to the valence electrons. These valence electrons will break their covalent bond and jump from conduction band to become free electrons.

Differentiate between avalanche breakdown.

Zener Breakdown	Avalanche Breakdown
Occurs in highly doped diode	Occurs in lightly doped diode
The valence electrons are pulled into conduction band due to very high electric field	The valence electrons are pulled into conduction band due to very high electric field
miet	miet
Tunneling effect occurs	Tunneling effect occurs
Occurs less than $6V$	Occurs less than $6V$
Zener breakdown V-I characteristics is very sharp.	Zener breakdown V-I characteristics is very sharp.
Covalent bonds breaks directly.	Covalent bonds breaks directly.
Temperature coefficient is negative.	Temperature coefficient is negative.

of diode.

Zener breakdown

reverse bias applied

it will reach when

voltage rises sharply.

voltage is called

cause Tunnel

occurs in highly

of depletion layer

in depletion

force pulled

breaking covalent

and until

called Zener

temp. will

highly doped

depletion zone

is low.

valent bond.

the kinetic

increases

will

in deple

energy


electro

ump into

728-

Differentiate between avalanche and zener breakdown.

S.N.	Zener Breakdown	Avalanche Breakdown
1.	Occurs in highly doped diode.	Occurs in lightly doped diode.
2.	The valence electrons are pulled into conduction band due to very high electric field.	The valence electrons are pushed into conduction band due to the energy imparted by collision of accelerated minority carrier.
3.	Tunneling effect occurs.	Ionization effect occurs.
4.	Occurs less than 6V.	Occurs greater than 6V.
5.	Zener breakdown V-I characteristics is very sharp.	It is not as sharp as that zener diode.
6.	Covalent bonds break directly.	Covalent bonds break indirectly.
7.	Temperature coefficient is negative.	Temperature coefficient is positive.



Zener Diode SymbolV-I characteristics of zener Diode

(Q9)

Explain the working of Bridge rectifier with diagram and derive the expression for rectification efficiency. What is PIV of Bridge Rectifier?

(Ans)


The bridge rectifier uses four diodes which are connected in bridge fashion.



Working:-


(i) for positive cycle-

In positive cycle end A is +ve and end B is -ve. So diodes D₁, D₂ are forward biased and D₃, D₄ are reverse biased. So, D₁, D₂ are ON and D₃, D₄ are OFF. Current flows through D₁, D₂ and give the output across load resistance.




Compact Notes

ii) for negative cycle- In negative cycle end A is -ve and end B is +ve. So diodes D₁, D₂ are reverse-biased and D₃, D₄ are forward-biased. So D₁, D₂ are OFF and D₃, D₄ are ON. Current flows through D₃, D₄ and give the output across load resistance R_L.



Input and output Waveform



Rectification efficiency:-

$$\eta = \frac{\text{dc o/p Power}}{\text{ac i/p Power}} = \frac{P_{dc}}{P_{ac}}$$

$$= \frac{I^2_{dc} \times R_L}{I^2_{rms} \times (R_L + r_f)}$$

$$= \frac{(2 I_m)^2}{\pi} \times R_L$$

$$\frac{(I_m)^2}{\sqrt{2}} \times (R_L + r_f)$$

$$q_f r_f = 0$$

$$\eta_{max}$$

PIV:- V_m

- Compare half wave and

=

No.	Parameter	Half wave rectifier	Bridge rectifier
Operation	Conducts during positive half cycles.	Conducts during both cycles.	

$$V_{dc} = \frac{V_m}{\pi} = \frac{2V_m}{\pi}$$

$$V_{rms} = \frac{V_m}{\sqrt{2}} = \frac{V_m}{\sqrt{5}}$$

$$\text{Ripple factor} = 1.21 \quad 0.4$$

$$\text{Efficiency} = 40.6\% \quad 81.2\%$$

$$\text{PIV} = V_m \quad 2V$$

$$\text{Ripple freq.} = f_r = f_i \quad f_r =$$

A is negative
reverse biased
are off
 D_2, D_4

B. Tech I Year [Subject Name: Electronics Engineering]

$$= \frac{(2I_m)^2}{\pi} \times R_L$$

$$\left(\frac{I_m}{\sqrt{2}} \times (R_L + r_f) \right)$$

$$\eta = \frac{0.812}{1 + \frac{r_f}{R_L}}$$

$$r_f = 0$$

$$\text{PIV} = V_m$$

$$\eta_{\max} = 0.812$$

$$= 81.2\%$$

Q7 Compare half wave and full wave rectifier.



Ans-

S.N.	Parameter	Half wave rectifier	Full wave rectifier
1.	Operation	Conducts during positive half cycles.	Conducts during both the half cycles.
2.	V_{dc}	$\frac{V_m}{\pi}$	$\frac{2V_m}{\pi}$
3.	V_{rms}	$\frac{V_m}{2}$	$\frac{V_m}{\sqrt{2}}$
4.	Ripple factor	1.21	0.48
5.	Efficiency	40.6%	81.2%
6.	PIV	V_m	$2V_m$
7.	Ripple freq.	$f_r = f_i$	$f_r = 2f_i$

B. Tech I Year [Subject Name: Electronics Engineering]

- Q7 Explain the multiplier circuit (half wave double, tripler, quadrupler). Define voltage Multiplier. Draw the circuit & explain working of voltage tripler & quadrupler circuit

Ans- This circuit diagram is a general voltage multiplier circuit. It can perform function of Voltage doubler, tripler, quadrupler. So for doubler two diodes and two capacitors are needed for tripler three diodes and three capacitors are needed. If we need nV_m at output we have to use n -diode & n capacitors.



Working: for the first positive cycle:- D_1 is ON. So capacitor C_1 charges up to voltage V_m . $V_{C1} = V_m$

for first negative cycle:- D_2 is ON. So capacitor C_2 charges up to voltage $2V_m$.

B. Tech I Year [Subject Name: Electronics Engineering]

Applying KVL

$$V_m + V_{C_2} - V_m = 0$$

$$V_{C_2} = 2V_m$$

(iii) for second positive cycle :-

D_3 is ON. So capacitor C_3 charges upto voltage $2V_m$

Applying KVL

$$-V_m + 2V_m - V_{C_3} + V_m = 0$$

$$V_{C_3} = 2V_m$$


(iv) for second negative cycle :-

D_4 is ON. So capacitor C_4 charges upto voltage $2V_m$.

Applying KVL: $-V_m - 2V_m + V_{C_4} + 2V_m - V_m = 0$

$$V_{C_4} = 2V_m$$


mit




B. Tech I Year [Subject Name: Electronics Engineering]

Q8 Explain the working of full wave voltage doubler with help of a neat diagram, or explain the working of a voltage doubler circuit.


Ans- Voltage doublers- D_1



Working- (i) for positive cycle- In positive cycle D_1 is forward biased but D_2 is reverse biased. So capacitor C_1 charges upto voltage V_m .



B. Tech I Year [Subject Name: Fundamentals Of Electronics] for negative cycle:- In negative cycle reverse biased but D_2 is forward biased. So capacitor C_2 charges upto voltage V_m



$$\text{So } V_d = V_m$$

$$V_d =$$


$$V_d :$$

mit

voltage doubler circuit.
of a voltage

B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]

- (1) for negative cycle - In negative cycle D_1 is reverse biased but D_2 is forward biased. So capacitor C_2 charges up to voltage V_m .



$$\text{So } V_0 = V_{C1} + V_{C2}$$

$$V_0 = V_m + V_m$$



$$V_0 = 2V_m$$

cycle D_1 is
capacitor

mipt

B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]

- (2) why bridge type full wave rectifier is preferred over Centre Taped Full Wave Rectifier - State two reason. determine output waveform for the given N/f ratio below. Also determine the Output dc Level and Compute PIV of each diode.




$$V_0 = \frac{1}{2} V_i \text{ or } \frac{1}{2} V_{i\max}$$


$$V_0 = \frac{1}{2} \times 10$$

$$V_0 = 5V$$

for +ve cycle:



so opp waveform:




$$V_{dc} = \frac{2V_m}{\pi} = 0.636V_m$$

$$= 0.636 \times 5 = 3.18$$

$$\text{PIV} = 5V$$


Centre tapped Full wave Rectifier:-




Centre tapped Rectifier have a centre tapped stepdown transformer two diode D_1, D_2 & Load resistance R_L . In centre tapped transformer secondary winding is

divided in two equal halves.


Working- (i) for positive half cycle, in positive half cycle diode D_1 is forward biased and D_2 is reverse biased. So D_1 is ON and D_2 is reverse biased off. Current flows through the upper half of secondary winding.



(ii) for negative cycle - In negative cycle diode D_1 is reverse biased and diode D_2 is forward biased. So D_1 is off and D_2 is ON. Current flows through the lower half of secondary windings.



Input and output wave of rectifier:-



Q16

Explain Working and characteristic of diode & LED with the help of neat diagrams.

(a) Tunnel Diode

(b) LED

Ans- Tunnel Diode:-




Tunnel diode symbol

- Tunnel diode is very highly doped diode.
- The doping of tunnel diode is 1000 times greater than simple diode.
- So, depletion layer is very narrow and its order of 10 nm.

Working of tunnel diode-

- (i) Unbiased tunnel diode- Due to high doping the conduction band of n-type overlaps with the Valence band of p-type material.
- (ii) Small voltage is applied- When a small Voltage is applied, then a small number of electrons from conduction band tunnel to the Valence band.
- (iii) Applied Voltage is slightly increased- When Voltage applied is increased, the energy level of n-side conduction band becomes exactly equal to the energy level of p-side Valence band.
- (iv) Applied Voltage is further increased- A slight misalignment of conduction band and Valence band takes place.
- (v) Applied Voltage is largely increased- At this point the conduction band and Valence band no longer overlap and tunnel diode operate in the same manner as a normal diode.




Compact Notes

- (b) LED- Light Emitting diode (LED) is a photo electronic device which converts electrical energy into light energy. Material like gallium, phosphorus and arsenic are used for the manufacturing of LED.






Symbol

Working- When LED is forward biased then hole in p-type and electron in n-type start to cross the junction and recombine with each other. Simple diode (un, sr) produce heat in recombination.



Recombination of free electrons & holes




V-I characteristics:-Application:-

- 1) used in digital clocks
- 2) used in calculators.
- 3) used in mobile TV displays
- 4) used in seven segment displays.


Q.17 Write shortes Note on:- **① Varactor diode**

② Photodiode


Sol: **Varactor diode :- (VARICAP):-** It is a special purpose diode which can be used as a variable capacitor in microwave circuit. Symbol:-



Working:- Varactor diode is used in reverse bias condition. In reverse bias the P region & N region act like the plate of capacitor, while the depletion region acts like dielectric of capacitor. So there exists a capacitance space charge capacitance or depletion region capacitance. It is given by $C_T = \frac{\epsilon A}{W}$. ϵ → permittivity of semiconductor. A → Area of cross section. W → width of depletion region.



→ As the reverse bias applied to the diode increasing width of depletion region (W) increases. So C_T decreases and vice-versa. Therefore capacitance is controlled by applied voltage.

Characteristics:-Application:-

- FM modulator
- Tuning circuit
- In TV receiver
- In radio receiver

B. Tech I Year [Subject Name: Electronics Engineering]

Photodiode:- A photodiode is a photodiode that converts light energy into electric current. It consists of a p-n junction with an external circuit connected to it.


-V ←
dark current

Application:-

- ① Medical
- ② Smoke


B. Tech I Year [Subject Name: Fundamentals Of Electronics Engineering]

Photo diode:- A photo diode is a semiconductor P-N Junction device that converts light into an electric current.



ide increase, the
es. So, C_T
apacitance can be

Working:- When a light or photon is used to illuminate p-n Junction than photon hits the immobile ions present in the depletion layer. \Rightarrow If energy of photon is greater than 1.1 eV than covalent bond will break. So electron hole pair are generated. \Rightarrow Due to electric field electron hole pairs move away from the junction. Hence holes moves to anode & electrons moves to the cathode to produce photo current. This entire process is known as photo-electric effect.

V-I characteristic of photo diode:-

- Application:-
- (1) optical communication
 - (2) Medical device
 - (3) solar cell panels
 - (4) Smoke detectors
 - (5) Camera light meters and street lights.

1.1 eV


UNIT-2

UNIT - 2ND

B. Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

- Q.1) Describe the construction and working of a NPN transistor in CE configuration w.r.t. to size and doping. Also draw the input output characteristic graph.

Sol: CE (Common Emitter Configuration) :- In CE configuration input is applied b/w base and emitter while output is taken out from collector and emitter. So emitter of transistor is common to both input and output.



① DC current gain (β):-

It is the ratio of o/p current (I_C) to the input current (I_B).

$$\beta = \frac{I_C}{I_B}$$

Since value of $I_B \ll I_C$ so $\beta \gg 1$.
So current gain is available in CE configuration.
Value of β varies from 20 to 500.

② Expression for Output current:- $I_C = \alpha I_E + I_{CBO}$

$$I_C = \alpha (I_C + I_B) + I_{CBO} \quad (I_E = I_C + I_B)$$

$$I_C = \alpha (I_C + I_B) + I_{CBO}$$

$$I_C = \alpha I_C + \alpha I_B + I_{CBO}$$

$$I_C(1-\alpha) = \alpha I_B + I_{CBO}$$

$$I_C = \left(\frac{\alpha}{1-\alpha}\right) I_B + \left(\frac{1}{1-\alpha}\right) I_{CBO} \quad \text{--- (1)}$$

$$\text{but } \beta = \frac{\alpha}{1-\alpha} \Rightarrow \frac{\alpha}{1-\alpha} + 1 = \beta + 1$$


$$\frac{1}{1-\alpha} = \beta + 1 \quad \frac{1}{1-\alpha} = \beta + 1 \quad \text{using (1) & (2)}$$

where I_{CEO} : leakage current b/w collector & emitter. while base is open i.e. $I_B=0$ $I_{CEO}=(\beta+1)I_{CBO}$

B. Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

- Q.1 Draw the input and output characteristics of a common emitter configuration.:-

Ans:-




B. Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

Current and output voltage for CBE output (VCE) while input is I_B .

Saturation region

Input Characteristics - It is the graph between input voltage for a constant output voltage. In this graph current is I_B and input voltage is V_{BE} while output voltage is V_{CB} .




- Input characteristics is identical to the V-I characteristics of forward biased p-n junction diode.

Active Region - I_{CBO} , which is more so graph of active region in I_C on char

Saturation region - active region to collector current

Cutoff region - When small collector current in CE configuration

Output characteristics- It is a graph between output current and output voltage for constant input current. For CBE output current is I_C and output voltage is V_{CE} while input current is I_B .



Active Region- For given β and I_B , I_C is dependent on I_{CBO} , which is more dependent on V_{CE} than the case in CB. So graph of active region has some slope showing change in I_C on changing V_{CE}

$$I_C = \beta I_B + (\beta + 1) I_{CBO}$$

Saturation region- When the transistor is switched from active region to saturation region a large change in collector current for very small change in collector voltage.

Cutoff region- When both junction are reverse biased a very small collector current is obtained which is close to horizontal.

In CE configuration $I_C = \beta I_B + (\beta + 1) I_{CBO}$.

Q2 Define α and B with respect to BJT and derive the relationship between them. A transistor having $\alpha = 0.975$ and reverse saturation current $I_{CBO} = 10\text{ }\mu\text{A}$ is operated in CE Mode. If the base current is $250\text{ }\mu\text{A}$. calculate I_E and I_C .

Sol:- α :- It is the ratio of output current (I_C) to the input current (I_E). $\alpha = \frac{I_C}{I_E}$ since $I_E > I_C$ so value of α is less than 1. Value of α ranges from 0.90 to 0.99. no current available in CB Configuration.

B :- It is the ratio of output current (I_C) to the input current (I_B). $B = \frac{I_C}{I_B}$ value of $I_B \ll I_C$ so $B \gg 1$ and current is available in CE configuration. Value of B varies from 20 to 500.

γ :- It is the ratio of O/p current (I_E) to the Input current (I_B). $\gamma = \frac{I_E}{I_B}$ since value of $I_B \ll I_E$ so $\gamma \gg 1$ therefore current gain available in CC configuration.

$$\alpha = 0.975 \quad I_B = 250\text{ }\mu\text{A} \quad I_{C0} = I_{CEO} = 10\text{ }\mu\text{A}$$

Numericals:-

$$B = \frac{\alpha}{1-\alpha} = \frac{0.975}{1-0.975} = \frac{0.975}{0.025} = 39 \quad B = 39$$

Now for CE:- $I_C = \beta I_B + I_{CEO}$

$$I_C = 39 \times 250 \times 10^{-6} + 10 \times 10^{-6}$$

$$I_C = 9.76\text{ mA}$$


$$I_E = I_C + I_B$$

$$I_E = 9.76 + 0.25$$


$$I_E = 10.01\text{ mA}$$

Q13) Draw the input and output characteristics of common base (CB) configuration. Also write an expression for output current.

Ans




Input characteristics - It is the graph between input current and input voltage for a constant output voltage. In CB Configuration input current is I_E and input voltage is V_{BE} . While output voltage is V_{CB} .



Important point

- Input characteristics is identical to the V-I characteristics of forward biased diode.
- As V_{CB} increases I_E increases slightly due to early effect


Output characteristics - It is the graph between output current and output voltage for constant input current. Common Output Current is I_C and output Voltage is V_{CB} , while input current is I_E .



Active region - for given α and I_E , I_C is dependent on I_{CBO} which is slightly depend on V_{CB} . So graph active region is almost constant.

Saturation region - When the transistor is switched from active to saturation region, a large change in electron current for very small value of forward bias voltage at collector to base junction is obtained in negative.

Cut-off region - When both the junction are reverse biased in CB configuration $I_C = \alpha I_E + I_{CBO}$.



DC current gain :- It is the ratio of collector current to the input current. If value of α is less than 1, no current gain is obtained. Expression for DC current gain is α .

For CB $I_C = I_{CB}$ (Reverse Leakage Current) emitter is open.

Q14) What is I_{CBO} can be defined?

Ans Base Width

Forward bias profile is depletion layer formed on non-uniform. At towards the small. On

between output current
and common base
voltage is V_{CB}

 $I_E = 2.5 \text{ mA}$ $I_C = 2 \text{ mA}$ $I_E = 1.5 \text{ mA}$ $I_E = 1 \text{ mA}$ $I_E = 0.5 \text{ mA}$ \rightarrow 10^3 v)

current only
graph of

d from

electron


Voltage

positive direc

biased

-06

Expression for Output current :-




Q.D.C current gain :- g_t is the ratio of output current (I_C) to the Input current (I_E). $\alpha = \frac{I_C}{I_E}$ since $I_E > I_C$ so value of α is less than 1. Value of α ranges from .90 to .99 so no current gain is available in CB configuration.

Q. Expression for off current :- $I_C = I_{Coff} + I_{Co}$ but $I_{Coff} = \alpha I_E$

then $I_C = \alpha I_E + I_{Co}$ Collector current when emitter is open.

for CB $I_C = I_{CBO}$

(Reverse Leakage current b/w collector and base while emitter is open i.e. $I_E = 0$)




Q.4) what is Base Width Modulation? How a transistor can be defined as a current operated device?

Ans. Base Width Modulation :- In active region JEB is forward bias and JCB is reverse bias. Also doping profile is $DE > DC > DB$. So width of depletion layer formed on E-B Junction and C-B Junction is non uniform. At high junction major width of depletion is towards the base, so effective width of base is very small. On increasing V_{CB} effective width of base

base region further reduces this effect is called base width modulation or early effect.

On increasing V_{CE} I_E and I_C increases but I_B decreases (due to reduction in base width, possibility of recombination in this region reduces. thus α, β, γ increases).



transistor can be defined as a current operated device :-


BJT is called current controlled device. because output is controlled by input current. In BJT the base current controls the current flow from emitter to collector.

Q.5

Ques. Discuss the construction, doping profile and physical appearance of emitter base and collector of transistor.

Ans - Construction of transistor -

BJT consist of a layer of n-type material sandwiched between two p-type materials or one p-type material is sandwiched between two n-type materials.



Emitter:- It is the highest doping region in the transistor supplies (emits) carrier to the base. It supplies to the base in n-p-n and holes in p-n-p.

Base:- It is the middle part of transistor is called by very thin and lightly doped. So most of the carriers coming from emitter passes to collector.


Collector:- Collector collects the carriers which are coming from the base. Doping of collector is heavier than both the two p-n junctions connected back-to-back.

Area profile :- $C > E > B$

Doping profile :- $E > C > B$

B.Tech I
Why JFET is
Explain the
JFET. Draw
NPN channel
Construction

both side
are drain a
nic contact p
drain



n-chann


operation:-

- When V_g is zero, there is no depletion layer at the gate-drain junction. If V_{DS} is increased, the drain current I_D increases.
- If V_g is negative, it creates a depletion layer at the gate-drain junction. This increases the drain voltage required to produce a given drain current.

B. Tech I Year [Subject Name: Electronics Engineering]

Why JFET is called Voltage Controlled device? Draw its structure & Explain the construction and working of N channel JFET. Draw the drain characteristic / output characteristic of N channel JFET indicate different regions and its significance?

Construction: A n channel JFET have n type base on both side of base two heavily doped p regions are formed so two pn junction are formed which are internally connected by a gate terminal and other two terminals are drain and source.

n -channel JFET

operation:- (i) V_{DS} = positive (> 0) and $V_{GS} = 0$

- When V_{DS} is increased more and more electrons move from source to drain. So current increases and depletion layer also increases. So, channel becomes narrower.
- If V_{DS} is further increased a condition comes when depletion layer just touches each other. This condition is called pinch-off condition.

Compact Notes

Page- 11

B. Tech I Year [Subject Name: Electronics Engineering]

- The value of V_{GS} which establish this condition is called pinch-off voltage (V_p). After pinch off current becomes constant.

ii) $V_{DS} = +ve (> 0)$ and $V_{GS} = -ve (< 0)$


- As V_{GS} is increased pinch off condition comes earlier and pinch-off voltage decreases in parabolic manner.
- At $V_{GS} = V_p$, current I_D will be zero.

JFET Characteristics

JFET has two types of characteristics

- Drain or output characteristics
- Transfer characteristics

ii) Drain or Output characteristics-



Compact Notes

Pa


ohmic region - The current I_D increases linearly with V_{DS} . In ohmic region the slope of graph is dependent on V_{GS} . So FET can be used as voltage controlled resistance.

Saturation region or active region

→ After pinch-off condition the drain current (I_{DSS}) and this region is called saturation region. In this region JFET works as amplifier.

Transfer characteristics - It is the graph between drain current (I_D) and gate to source voltage (V_{GS}). While drain to source voltage (V_{DS}) should be constant. I_D & V_{GS} are related by Schotky eqn.

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_P} \right]^2$$




Q8
DBB

Describe the construction working of ^{Np}MOSFET. Draw drain & transfer characteristic.

Ans - Construction - N channel enhancement MOSFET

p type substrate - In p type substrate two n regions are formed. A thin layer of SiO_2 is deposited. V_{GS} increases. This is called contact. There is no channel between two n regions. It has two characteristics -



Operations

(i) $V_{DS} = +ve (> 0)$ and $V_{GS} = 0$

• If V_{DS} is increased then no current will flow because there is no channel, i.e. $I_D = 0$

(ii) $V_{DS} = +ve (> 0)$ and $V_{GS} = +ve (> 0)$


• If positive gate voltage is applied at some distance away from the gate, then electrons in p type more towards the gate and hole

Tile 2 v no channel in channel is formed.

This 2 v is called threshold voltage. V_{GS} is further increased.

characteristic - It has two characteristics -


(i) Drain or Output characteristic - Between drain current (I_D) and drain to source voltage (V_{DS}) at $V_{GS} = 0$.




- Till $2V$ no channel is formed. But after $2V$ channel is formed.
- This $2V$ is called threshold Voltage (V_T). If V_{GS} is further increased then I_D Continuously increases. This is called enhancement MOSFET.

Characteristics- It has two types of characteristics-

- c) Drain or output characteristics- It is the curve between drain current (I_D) and drain to source voltage (V_{DS}) at constant gate to source voltage (V_{GS}).



(ii) Transfer characteristics :-



It is the curve between drain current (I_D) and gate to source voltage (V_{GS}) at constant drain to source voltage.

Q97

List the differences between JFET & BJT.
Define Pinch off voltage & transconductance (g_m)?

Ans -

	JFET	BJT
1.	I_D is Unipolar device. i.e. operation depends only on majority carrier.	I_D is bipolar device i.e. operation depends on majority and minority carriers.
2.	Voltage controlled device i.e. output is controlled by voltage.	Current controlled device. i.e. output is controlled by current.
3.	Input impedance is very high	Input impedance is very low.
4.	Temperature independent due to absence of minority carrier	Temperature dependent due to presence of minority carrier.

5.	Power consumption is low	Power consumption is high.
6.	more fast	less fast
7.	less noisy	More noisy

Transconductance (g_m) - It is the ratio of change in

drain current (ΔI_D) and change in gate to

source voltage (ΔV_{GS}) at constant drain to



source voltage. ($G_m = \frac{\Delta I_D}{\Delta V_{GS}}$)

$$G_m = \frac{\Delta I_D}{\Delta V_{GS}} \quad | V_{DS} = \text{constant}$$

$$= \frac{dI_D}{dV_{GS}}$$

Unit of g_m is Siemens.


Pinchoff Voltage (V_p) - The pinchoff voltage is the value of V_{DS} when drain current reaches saturation value. I_{DSs} - saturation level ($V_{DS}=0V$)



Symbol

Characteristics

It has the



Observation -

c1) $V_{GS} = 0$, $V_{DS} = +ve$

- When V_{DS} is increases more and more electron move from source to drain. so current increase a condition come when current become constant

source V_{DS}

(Q9) Explain the construction and working of p-type MOSFET. Also draw its drain and triode characteristics.

Ans Construction - N channel depletion type MOSFET p-type base (nubbstrate). Then two n regions after a thin layer of SiO_2 is deposited. Drain and source are connected with metallic contact. A n channel is more towards the between two n regions. Gate is insulated from n by SiO_2 . So I_D is zero. g_f is also called gate field effect transistor (IGFET)

This condition in C of VDS which controls pinch-off voltage becomes constant.

iii) $V_{DS} = +ve (V > 0)$

• g_f positive

• In p type but

so number o


current V_{DS}

ion and working of depletion type MOSFET

its drain and transfer

N/P channel

Then two n regions are formed
at drain and source are
isolated. Drain and source are
not connected to each other.



Two n regions are formed by
depletion type MOSFET by
insulating from n channel
is also called insulated

infet

- This condition is called pinch-off condition. This value of V_{DS} which establishes this condition is called pinch-off voltage (V_P). After pinch-off current becomes constant.
- If V_{DS} is increased then holes in p type substrate move towards the channel.
- So, one combination process occurs in channel.
- So, pinch-off condition comes earlier and pinch-off voltage decreases in parabolic manner. This is called depletion mode.

$$(iii) V_{DS} = +ve (> 0) \text{ and } V_{GS} = -ve (> 0); -$$


- If positive voltage is applied at gate then electrons in p type substrate move towards the channel.
- So number of electrons in channel increases. So current I_D increases. This is called enhancement mode.

Symbol

Characteristics


It has two types of characteristics.

- i) Transfer Characteristics: It is the curve between drain current (I_D) and gate-to-source voltage at constant drain-to-source voltage (V_{DS}).
- ii) Output Characteristics: It is the curve between drain current (I_D) and drain-to-source voltage (V_{DS}) at constant gate-to-source voltage (V_{GS}).



(i) Transfer Characteristics

It is the curve between drain current (I_D) and gate-to-source voltage at constant drain-to-source voltage (V_{DS}).



* UNIT - 3RD *

UNIT - 3

Q. 1 what is an operational amplifier? Draw and explain its block diagram. Write the characteristic of an ideal op-amp.

An op-amp is a direct coupled high gain operational amplifier. It can be used to amplify ac as well as dc signals like addition, subtraction etc & hence named as integrator, differentiator etc. & hence named as amplifiers.

Block diagram of operational Amplifier

```

graph LR
    A[Input] --> B[Input stage]
    B --> C[Intermediate stage]
    C --> D[Output stage]
    D --> E[Output]
    
```

Input offset voltage should be $V_{IO} = 0$

Input offset current should be $I_{IO} = 0$

Input resistance should be $R_I = \infty$


Output resistance should be $R_O = \infty$

Input common mode voltage should be $V_{ICM} = 0$

Output common mode voltage should be $V_{OCM} = 0$

Input CMRR should be $CMRR = \infty$

Output CMRR should be $CMRR = \infty$



[fig 1(a)]

Input stage:- the input stage is the dual input balanced stage of the in op-amp differential amplifier. Its function is to amplify (DIO) differential signals. It provides higher noise immunity between two input signals.

Differential gain, high input impedance, low noise, low noise, signal noise.

Intermediate stage:- The overall gain requirement of a single ended signal source is very high. Intermediate stage is used to provide a vertical mode gain required additional gain. It consists of another differential amplifier with dual input and unbalanced (single ended) output.

Level shifting circuit:- As the op-amp amplifies dc level shifting circuit also. The small dc voltage is applied to the next stage. Numerical :-

Op-amp has differential gain $G = \frac{V_o}{V_i}$ for ideal op-amp $G = \frac{V_o}{V_i} = \frac{A}{1 + A}$. CMRR in dB. $CMRR = \frac{A}{1 + A}$


Output stage:- It is the final stage which is usually composed of a push pull complementary amplifier. The output stage increases the impedance and increases the current supplying capability of the op-amp.

$$CMRR = \frac{V_{out}}{V_{out} - V_{out}}$$

characteristic :-
open loop gain should be infinite
 $V_2 \rightarrow I_B \rightarrow 0$
 $\text{Ad}(\text{Avol}) = \infty$

input resistance should be infinite $V_1 \xrightarrow{I_B=0} R_i = \infty$
 $R_o = 0$
 $R_f = \infty$
RI should be infinite
 $S.R. = \infty$
 $I_{IO} = 0$

- ⑦ Input offset voltage should be zero. ⑧ Input bias current should be zero
 $V_{IO} = 0$
⑨ Input offset current should be zero ⑩ CMRR should be infinite
 $I_{IO} = 0$
 $CMRR = \infty$



Q.5 what do you mean by CMRR? determine the output voltage of an op-amp if the input voltage of $V_1 = 150\mu V$ and $V_2 = 140\mu V$. The op-amp has differential gain $Ad = 1000$ and $CMRR = 10^6$.

Ans CMRR :- It is the ability of a op-amp to reject the common mode signal (noise). Successfully CMRR is defined as the ratio of differential mode gain (Ad) and common mode gain (Ac)

CMRR = $\frac{Ad}{Ac}$
for dual op-amp CMRR = $20 \log_{10} \frac{Ad}{Ac}$

CMRR is ∞ but for practical op-amp it is 90dB.

Numerical:- $CMRR = 100$ where $V_1 = 150\mu V$ $V_2 = 140\mu V$

$V_d = V_1 - V_2$ then $V_d = 150 - 140 = 10\mu V$

$V_c = \frac{V_1 + V_2}{2} = \frac{150 + 140}{2} = \frac{290}{2} = 145\mu V$

where $Ad = 1000$ then $100 = \frac{4000}{Ac}$

$Ac = \frac{4000}{100} = 40$

$$V_{out} = Ad V_d + Ac V_c$$

$$V_{out} = 4000 \times 10 \times 10^{-6} + 40 \times 145 \times 10^{-6} = 4.58 \times 10^{-5}$$

$$V_{out} = 4 \times 10^{-3} + 5.8 \times 10^{-5} = (4 + 0.58) \times 10^{-3}$$

$$V_{out} = 4.58 \times 10^{-3} \text{ mV}$$

Q.6 Draw and explain difference & summing amplifiers.
Ans. Difference or subtractor amplifier :- A circuit that amplifies the difference between two input signals is called difference amplifier or Subtractor amplifier.

Expression for output voltage :-



$$\frac{V_A}{R_1} = \frac{V_1}{R_1} + \frac{V_2}{R_2}$$

$$V_A = R_i \cdot V_o \left(\frac{R_2 + R_f}{R_2 \cdot R_f} \right) \Rightarrow V_o = \left(\frac{R_2 + R_f}{R_2 \cdot R_f} \right) \cdot V_A \Rightarrow V_o = \left(\frac{R_f}{R_2 + R_f} \right) \cdot V_A$$

$$V_o = \left(\frac{R_f}{R_2 + R_f} \right) \cdot V_A \quad (1)$$

From the concept of virtual ground

$$V_d = 0$$

$$V_1 - V_2 = 0$$

$$V_1 = V_2$$

$$\therefore V_1 = V_2 \\ \text{But } V_1 = \left(\frac{R_f}{R_2 + R_f} \right) \cdot V_A \quad [\text{by using eqn (1)}]$$

$$\text{So, } V_2 = \left(\frac{R_f}{R_2 + R_f} \right) \cdot V_A \quad (2)$$

Now, Apply KCL at node A

$$I_S = I_A$$

$$\frac{V_B - V_2}{R_1} = \frac{V_2 - V_o}{R_f}$$

$$\frac{V_B - V_2}{R_1} = \frac{V_2 - V_o}{R_f}$$

$$\frac{V_B - V_2}{R_1} = \frac{V_2 - V_o}{R_f}$$

$$V_o = R_f \left(\frac{R_2 + R_3}{R_1 R_f} \right) V_A - \frac{R_f}{R_1} V_B$$

$$V_o = \left(\frac{R_2 + R_3}{R_1} \cdot \frac{R_f}{R_1 R_f} \right) V_A - \frac{R_f}{R_1} V_B \quad [\text{by using eq. } ②]$$

$$V_o = \frac{R_f}{R_1} \frac{R_2 + R_3}{R_1} V_A - \frac{R_f}{R_1} V_B \Rightarrow V_o = \frac{R_f}{R_1} (V_A - V_B)$$

So, circuit works as a difference or subtractor amplifier.

$$\text{If } R_1 = R_f, \therefore V_o = V_A - V_B$$

So, circuit works as a difference or Subtractor.

Summing Amplifier:- Summing amplifier is an Op-Amp circuit which can accept two more inputs and produces output as the sum of these inputs.

Expression for OP Voltage:-

$$\text{Here, } V_A = 0 \quad ①$$

From Concept of Virtual ground

$$V_d = 0$$

$$V_i - V_d = 0$$

$$\therefore V_i = V_d$$

$$\text{But } V_A = 0, \therefore V_d = 0$$

Apply KCL at node A

$$I_1 + I_2 + I_3 = I_4$$

$$\frac{V_i - V_d}{R_1} + \frac{V_2 - V_d}{R_2} + \frac{V_3 - V_d}{R_3} = \frac{V_d - V_o}{R_f}$$

$$\text{But } V_d = 0,$$

$$\therefore \frac{V_i}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = -\frac{V_o}{R_f}$$

$$V_o = - \left[\frac{R_f}{R_1} V_i + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right]$$

Case 2nd:- If $R_1 = R_2 = R_3 = R$

$$\text{then, } V_o = -\frac{R_f}{R} [V_i + V_2 + V_3] \quad \text{So, Circuit works as summing amplifier.}$$

Compact Notes


Case 2nd:- If $R_1 = R_2 = R_3 = R_f$

$$\text{then } V_o = - [V_i + V_2 + V_3]$$

So, Circuit works as a

$$\text{then } V_o = - \frac{V_i + V_2 + V_3}{3}$$

So, Circuit works as an



Q1. Draw the circuit of an integrator and differentiator and explain its working.

Ans/ Integrator:- A circuit that performs the integration of input wave for square input signal is called integrator circuit.

Expression for output voltage:-

$$\text{Here, } V_i = 0 \quad ①$$

from Concept of Virtual ground

$$V_d = 0$$

$$V_i - V_d = 0$$

$$\therefore V_i = V_d$$

$$\text{But } V_i = 0$$

$$\text{So } V_d = 0$$

Apply KCL at node A

$$I_1 = I_2$$

$$\frac{V_i - V_d}{R_1} = C \frac{dV_c}{dt}$$


$$\frac{V_i - V_d}{R_1} = C \frac{d(V_d - V_o)}{dt}$$

$$\text{But } V_d = 0,$$

$$\frac{V_i}{R_1} = C \frac{d(-V_o)}{dt}$$

$$\frac{V_i}{R_1} = -C \frac{dV_o}{dt}$$

$$dV_o = -\frac{1}{R_1 C} V_i dt$$



Integration:-

: used for generating time signals

: is used in digital to analog converters

: is used as low pass filter

Differentiator:- A circuit that performs the differentiation of input signal is called differentiator.

Output voltage:-

$$\text{Here } V_i = 0 \quad ①$$

Concept of virtual ground

$$V_d = 0$$

$$V_i - V_d = 0$$

$$\therefore V_i = V_d$$

$$\text{but } V_i = 0$$

$$\text{So, } V_d = 0$$

Apply KCL at Node A

Compact Notes

Compact Notes

It works as a summer
It works as an average circuit

B. Tech I Year [Subject Name: Electronics Engineering]


Now taking integration on both sides

$$\int dV_o = \int -\frac{1}{RC} V_i dt$$

$$V_o = -\frac{1}{RC} \int V_i dt$$

$$V_o \propto \int V_i dt$$

differentiator circuit
Integration of input voltage, hence circuit is called integrator circuit.

Application:-

- It is used for generating triangular wave.
- It is used in digital to analog converter circuit.
- It is used as low pass filter.

Differentiator:- A circuit that performs the mathematical differentiation of input signal is called differentiator.

Expression for output voltage :-

$$\text{Here } V_i = 0 \quad \text{--- (1)}$$

From concept of virtual ground

$$V_d = 0$$

$$V_i - V_2 = 0$$

$$\therefore V_i = V_2$$

$$\text{but } V_i = 0$$

$$\text{So, } V_2 = 0$$

Apply KCL at Node A,

$$I_1 = I_2$$


$$Cd\frac{dV_o}{dt} = \frac{V_2 - V_o}{R_f}$$

B. Tech I Year [Subject Name: Electronics Engineering]

$$Cd(V_i - V_o) = \frac{V_2 - V_o}{R_f}$$

$$\text{But } V_2 = 0, \quad Cd\frac{dV_i}{dt} = -\frac{V_o}{R_f} \Rightarrow V_o = -R_f C \frac{dV_i}{dt} \Rightarrow V_o \propto \frac{dV_i}{dt}$$


Since output voltage is directly proportional to the differentiation of input signal, So, circuit is called differentiator circuit.
Output for triangular input wave :-

Application:-

- It is used to generate square wave.
- It is also used in Analog to digital converter circuit.
- It is used as high pass filter.



- Q4. Explain the working of non inverting & inverting amplifiers. Also derive the expression for output voltage.
- Inverting Amplifier :- An Op-Amp circuit that produce an amplified output signal that is 180° out of phase with input signal.



Expression for %P Voltage :-

$$\text{Here } V_d = 0 \quad \text{--- (1)}$$

From Concept of Virtual ground

$$V_d = 0$$

$$V_i - V_d = 0$$

$$\therefore V_i = V_d$$

$$\text{But } V_d = 0 \quad [\text{by eqn 1}]$$

$$\text{So, } V_d = 0 \quad \text{--- (2)}$$

By Applying KCL at Node A

$$\text{we have, } I_1 = I_2$$



$$\frac{V_i - V_d}{R_i} = \frac{V_d - V_o}{R_f}$$

$$\text{But } V_d = 0, \quad \therefore \frac{V_i}{R_i} = -\frac{V_o}{R_f}$$

$$A_v = \frac{V_o}{V_i} = -\frac{R_f}{R_i}$$

- The negative sign denotes a 180° phase difference b/w I/P & %P.
- Gain can be set to any value by manipulating the value of R_f & R_i .

Non Inverting Amplifier :-



$$\text{this is the inverting} \\ V_o = - \left[\frac{R_f}{R_i} V_i \right]$$

$$\text{where } R_f = 330 \text{ k}\Omega$$

$$V_i = V_d = 0.15 \text{ V}$$


$$V_o = - \left[\frac{330}{33} \right]$$

$$= - \left[\frac{49}{3} \right]$$

$$= - [1.5]$$

$$V_o = - 6 \text{ V}$$

Explain the concept of the Output voltage




$$6V \text{ o } 2k\Omega$$

Concept of
an ideal op-amp


$$V_o = \frac{V_d}{R_f} + \frac{V_d}{R_i} \Rightarrow A_v = \frac{V_o}{V_d} = 1 + \frac{R_f}{R_i}$$

$$V_d = V_o - V_d$$

$$SO \quad V_i - V_d = 0$$



B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]
Q.6 Determine the output of following circuit Given $V_1 = V_2 = 0.15V$




that is the Inverting scaling Amplifier.

$$V_o = - \left[\frac{R_F}{R_1} V_1 + \frac{R_F}{R_2} V_2 \right]$$

$$\text{where } R_F = 330 \text{ k}\Omega, R_1 = 33 \text{ k}\Omega, R_2 = 10 \text{ k}\Omega \\ V_1 = V_2 = 0.15V$$

$$V_o = - \left[\frac{\frac{330}{33} \times 0.15 + \frac{330}{10} \times 0.15}{2} \right] \\ = - \left[\frac{4.5 + 4.5}{2} \right] \\ = - [1.5 + 4.5] \\ = - 6.45V$$

Q.7 Explain the concept of virtual ground in OP-AMP. Determine the output voltage for given Network.



Ans Concept of Virtual ground :-

for an ideal op-amp $A_d = \infty$
 $V_d = A_d V_d$

$$V_d = \frac{V_o}{A_d} \quad V_d = \frac{V_o}{\infty} = 0$$

$$\text{So } V_1 - V_2 = 0 \text{ then } V_1 = V_2$$

B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

If one terminal of op-amp is connected to ground, then other terminal will also be at ground. This is called concept of virtual ground. Concept of virtual ground is used to determine closed loop voltage gain and output voltage.

Numerical:- this is non-inverting Adder. Hence we have

$$V_o = A_v F \times V_1$$


$$V_o = \left[1 + \frac{R_F}{R_1} \right] \times \frac{(V_a + V_b)}{2}$$

$$V_o = \left[1 + \frac{6}{2} \right] \times \left[\frac{2+6}{2} \right]$$

$$= [1+3] \times [4] = 16 \text{ Volts}$$

$$V_o = 16 \text{ Volts}$$

Q.8 Determine the output Voltage of following circuit.



Sol:

Apply KCL at Node A

$$I_1 = I_2$$

$$\frac{V_2 - V_2'}{R_1} = \frac{V_2'}{R_2}$$

$$\frac{11 - V_2'}{20} = \frac{V_2'}{20}$$

$$20(11 - V_2') = 20V_2' \\ 200 - 20V_2' = 20V_2'$$

$$40V_2' = 200 \\ V_2' = 5 \text{ Volts}$$

$$V_2' = 5.5 \text{ k}\Omega$$

Apply KCL at Node B

$$I_3 = I_4$$

$$\frac{V_1 - V_1'}{R_3} = \frac{V_1'}{R_4}$$

where due to virtual ground concept
 $V_1 = V_2'$

$$\frac{7 - 5.5}{100} = \frac{5.5 - V_1'}{100}$$

$$1.5 = 5.5 - V_1' \\ + V_1' = 5.5 + 1.5 = 7.4$$

$$V_o = 4 \text{ Volts}$$

Ans

UNIT-4

B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

UNIT:- 4th
Q1) Convert the following :- (1) (2CCD)₁₆ = (?)₈ = (?)₅

Sol:- In Hexadecimal \rightarrow 2 → 0 0 1 0 1 1 0 0 1 1 0 0 1 0 1

$(?)_8 \rightarrow 0 \ 2 \ 6 \ 3 \ 1 \ 5 \Rightarrow (026315)_8$

StepI:- $(026315)_8 \rightarrow (?)_{10}$

$0 \ 2 \ 6 \ 3 \ 1 \ 5$
 $\uparrow \uparrow \uparrow \uparrow \uparrow \uparrow$
 $8^5 \ 8^4 \ 8^3 \ 8^2 \ 8^1 \ 8^0$

$$\rightarrow 0x8^5 + 2x8^4 + 6x8^3 + 3x8^2 + 1x8^1 + 5x8^0$$

$$\rightarrow (11469)_{10}$$

StepII:- $(11469)_{10} \rightarrow (?)_5$

$5 | 11469 - \text{Remainder}$
 $5 | 2293 - 4 \leftarrow \text{LSB}$

$5 | 458 - 3$

$5 | 91 - 13$

$5 | 18 - 11$

$3 - 13$

MSB

$$= (334)_{10}$$

Q1(2) Convert $(784)_9 = (?)_{10} = (?)_4$

Sol:- StepI:- $(784)_9 = (?)_{10}$ StepII:- $(643)_{10} = (?)_4$

$7 \ 8 \ 4$
 $9^2 \ 9^1 \ 9^0$

$$\rightarrow 7x9^2 + 8x9^1 + 4x9^0$$

$$\rightarrow 567 + 72 + 4$$

$$\rightarrow (643)_{10}$$

StepII:- $(643)_{10} = (?)_4$

$4 | 643 - 13 \leftarrow \text{LSB}$

$4 | 160 - 10$

$4 | 40 - 10$

$4 - 12$

MSB

$$= (2200)_4$$

Ans

Q1(3) Convert the following $(637)_9 = (?)_5$

Sol:- StepI:- $(637)_9 \rightarrow (?)_{10}$ StepII:- $(520)_{10} = (?)_5$

$6 \ 3 \ 7$
 $9^2 \ 9^1 \ 9^0$

$$\rightarrow 6x9^2 + 3x9^1 + 7x9^0$$

$$\rightarrow 486 + 27 + 7$$

$$\rightarrow (520)_{10}$$

StepII:- $(520)_{10} = (?)_5$

$5 | 520 - \text{Remainder}$

$5 | 104 - 10 \leftarrow \text{LSB}$

$5 | 20 - 14$

$4 - 10$

MSB

$$= (4040)_5$$

Ans

B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

Q1) Determine base of the foll:
Suppose $(345)_{10} = (53)_X$

$345 = 531$
 $\uparrow \uparrow \uparrow = \uparrow \uparrow \uparrow$
 $10^0 = 10^0$

$$\rightarrow 3x10^2 + 4x10^1 + 5x10^0 = 5x^2$$

$$\rightarrow 300 + 40 + 5 = 5x^2$$

$$\rightarrow 345 = 5x^2 + 3x^1 +$$

$$5x^2 + 3x - 344 = 0$$

suppose we take $X = 8$

$$5(8)^2 + 3(8) - 344 = 0$$

$$5x64 + 24 - 344 = 0$$

$$344 - 344 = 0$$

Q1(i)) $(2374)_{16} = (?)_{10} = (?)_X$

Q1(i)) $(2374)_{16} = (?)_{10} = (?)_X$

$2374 = 9076$
 $16^3 16^2 16^1 16^0 = X^3 X^2 X^1 X^0$

$$2x16^3 + 3x16^2 + 7x16^1 + 4x16^0 = 9x^3$$

$$8192 + 768 + 112 + 4 = 9x^3 +$$

$$9076 = 9x^3 + 7x + 6$$

$$9x^3 + 7x - 9070 = 0$$

$$9(10)^3 + 7(10) - 9070 =$$

$$9000 + 70 - 9070 =$$

then $(2374)_{16} = ?$

Q1(ii)) Subtract using 10's Compl:

Q1) Suppose A = 9454 B = ?

find A - B = ? using 10's Compl:

1st find 10's Complement of B = ?

note:- 10's complement of a no is 1 less than its complement no.

9's complement of 364 is:-

then add 1 =

Now add 9636 with A =

$$= 19754$$

$$9636$$

$$19754$$

$$19590$$

CARRY

$$(CD)_8 = ()_5 = ()_5$$

$$10110011001101$$

$$\downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow$$

$$6 \quad 3 \quad 1 \quad 5 \Rightarrow (0.2631)_8$$

$$b_{II} := (11469)_8 \rightarrow ()_5$$

$$11469 - \text{Remainder}$$

$$12293-14 \leftarrow \text{LSB}$$

$$458-13$$

$$91-13$$

$$7-11$$

$$-13$$

$$= (33133)_8$$

Ans

$$(43)_8 = ()_4$$

$$\text{Ans} \quad \text{LSB}$$

$$= (22003)_4$$

Ans

$$(15)_8 = ()_5$$

$$\text{Ans}$$

$$: B$$

$$0.5 \text{ Ans}$$

$$\text{Page- 01}$$

B. Tech I Year [Subject Name: Fundamentals of Electronics Engineering]
Ques(1) Determine base of the following :- (1) $(345)_10 = (531)_X$

Suppose

$(345)_10 = (531)_X$

$$345 = 531$$

$$\uparrow \uparrow \uparrow = \uparrow \uparrow \uparrow$$

$$10^2 \cdot 10^0$$

$$\rightarrow 3X10^2 + 4X10^1 + 5X10^0 = 5X^2 + 3X^1 + 1X^0$$

$$\rightarrow 300 + 40 + 5 = 5X^2 + 3X^1 + 1$$

$$\rightarrow 345 = 5X^2 + 3X^1 + 1$$

$$5X^2 + 3X^1 - 344 = 0 \quad \text{Eqn ①}$$

Suppose we take $X = 8$ then put into eqn ①.

$$5(8)^2 + 3(8) - 344 = 0 \quad \text{then Value of } X = 8$$

$$5X64 + 24 - 344 = 0$$

$$344 - 344 = 0$$

$$o = 0$$

$$(345)_10 = (531)_8$$

Now

$$(345)_10 = (531)_8$$

Ans

Ques(2)

$$(8374)_8 = (9076)_X$$

Sol:

$$8374 = 9076$$

$$10^2 \cdot 10^0$$

$$2X10^3 + 3X10^2 + 7X10^1 + 4X10^0 = 9X3 + 0X2 + 7X1 + 6X0$$

$$992 + 768 + 112 + 4 = 9X3 + 7X1 + 6$$

$$9076 = 9X3 + 7X1 + 6$$

$$9X3 + 7X1 - 9076 = 0 \quad \text{Eqn ① Assume } X = 10 \text{ put } X = 10 \text{ in eqn ①}$$

$$9(10)^3 + 7X(10) - 9076 = 0$$

$$9000 + 70 - 9076 = 0 \Rightarrow 9076 - 9076 = 0$$

$$o = 0$$

$$\text{then } (8374)_8 = (9076)_10 \quad \text{Ans}$$

Ques(3) Subtract using 10's complement : $(9754)_10 - (364)_10$

Sol:- Suppose $A = 9754$ $B = 364$

find $A-B = ?$ using 10's complement

the Left Most Bit of result

is called carry & it is

ignored So answer is

First find 10's complement of $B = 364$

Note:- 10's complement of a no is 1 added to its 10's complement no.

10's complement of 364 is :- $\frac{364}{999} = 635$

then add 1 $= \frac{635}{+1} = 636$

Now add 9636 with A $= \frac{19754}{+9636} = 19390$

then $(9754)_10 - (364)_10 = (9390)_10 \quad \text{Ans}$

Ans

Verification :- $9754 - 364 = 9390$

Ans

B. Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

Ques(4) Subtract using 10's complement : $(1011)_2 - (11001)_2$

Sol:- We have $A = 1011$ and $B = 11001$

Step(1) First we obtain 1's complement of B i.e. 00110

Step(2) then we add A and 1's complement of B

$$A = \begin{array}{c} 1 \\ | \\ 0 \\ 1 \\ 1 \end{array}$$

1's complement of B = $+0 \quad 1 \quad 1 \quad 0 \quad 0$

Zero finally $\rightarrow 0 \quad 1 \quad 0 \quad 0 \quad 1 \quad 1 \leftarrow \text{final answer}$

Here it may be noted that as the final carry is 0, then answer is -ve

and is in the 1's complement form.

Step(3) then we invert the final answer

Since the final answer is in 1's complement form we have to invert

it to obtain the true answer.

thus $100011 \rightarrow 011100 = (28)_10$

Hence, the answer is $[-(28)]_10$ Ans

Ques(5) State De Morgan's Law Simplify the Boolean Function using Boolean

Algebra theorems. (1) $A'B'C' + A'BC' + ABC' + B'C'$

Sol:- De Morgan's Law :- there are two DeMorgan's Law.

① Two separate term NOR'd together is the same as two term

inverted (complement) and AND'd i.e. $(A+B)' = A' \cdot B'$

② two separate term NAND'd together is same as the two term

inverted (complement) and OR'd. i.e. $(A \cdot B)' = A' + B'$

③ $A'B'C' + A'BC' + AB'C' + ABC'$

Sol:- $= A'C'(B'+B) + AC'(B'+B)$

$= A'C'(1) + AC'(1) \quad \because B'+B=1$

$= C'(A+A) \quad \because A+A=1$

$= C' \quad \text{Ans}$

$= (AA + ABC + AB'C + A'BC + B'C) + (B'C B'C)$

$= (A + AC + AB + BC + B'C + B'C) + (B'C B'C)$

$= (A + AC + AC) + (B'C B'C)$

$= (A + A) \quad \text{Ans}$

$= A$

$= (A + AB + AC + BC + B'C + B'C) + (AC' B'C + B'C)$

$= (A + AC + BC + B'C + B'C) + (AC' B'C + B'C)$

$= (A + A) + (AC' B'C + B'C)$

$= A + (AC' B'C + B'C)$

$= A + (B'C + B'C)$

$= A + B$

$= A + B \quad \text{Ans}$


continue →

B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

(Q4(i)) what are Universal gates? why are they called so?

Sol: A Universal gate is a gate which can implement any boolean function without need of any other gate. The NAND and NOR are called universal gates. This is advantageous since NAND and NOR gates are economical and easier to fabricate and are the basic gates used in all IC digital logic families.


NAND Gate:- This is NOT-AND Gate. The output of NAND gate is high (1) if any of the input is low. Truth table:-



Input	Output	$Y = \overline{A} \cdot \overline{B}$
0 0	1	
0 1	0	
1 0	0	
1 1	0	

NOR Gate:-

This is NOT-OR gate. The output of NOR gate is low if any one of the Input is high.




Truth table:-

Input	Output	$Y = \overline{A} + \overline{B}$
0 0	1	
0 1	0	
1 0	0	
1 1	0	

(Q4-ii) Draw the logic diagram of EX-OR gate using Universal gate (NAND and NOR)?

Sol: EX-OR using NAND Gate:-


$$\begin{aligned}
 & \text{Method 1st:- EX-OR:-} \\
 & Y = \overline{A}B + A\overline{B} \\
 & Y = \overline{A}B + A\overline{B} \quad [\because \overline{A} = A] \\
 & = (\overline{A}B) \cdot (A\overline{B}) \\
 & =
 \end{aligned}$$



B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

Method 2nd:- EX-OR:-


$$\begin{aligned}
 & Y = \overline{A}B + A\overline{B} + A\overline{A} + B\overline{B} \\
 & = A(\overline{A} + B) + B(\overline{A} + \overline{B}) \\
 & = A(\overline{A} \cdot B) + B(\overline{A} \cdot \overline{B}) \\
 & = A \cdot (\overline{A} \cdot B) + B \cdot (\overline{A} \cdot \overline{B}) \\
 & = A \cdot (\overline{A} \cdot B) + B \cdot (\overline{A} \cdot \overline{B}) \\
 & =
 \end{aligned}$$



EX-OR Gate Using NOR Gate:-


Method 3rd:- EX-OR:-

$$\begin{aligned}
 & Y = \overline{A}B + A\overline{B} \\
 & = \overline{\overline{A}B + A\overline{B}} \quad [\because \overline{\overline{A}} = A] \\
 & = (\overline{A} \cdot B) \cdot (\overline{A} + \overline{B}) \quad [\because \overline{A} \cdot B = \overline{A} + \overline{B}] \\
 & = (\overline{A} \cdot \overline{B}) \cdot (\overline{A} + \overline{B}) \quad [\because \overline{A} \cdot \overline{B} = \overline{A} + \overline{B}] \\
 & = (\overline{A} + \overline{B}) + (\overline{A} \cdot \overline{B}) \quad [\because \overline{A} = A] \\
 & = (\overline{A} + \overline{B}) + (\overline{A} \cdot \overline{B}) \quad [\because \overline{A} \cdot \overline{B} = \overline{A} + \overline{B}] \\
 & =
 \end{aligned}$$



Method 2nd:- EX-OR:-

$$\begin{aligned}
 & Y = \overline{A}B + A\overline{B} + A\overline{A} + B\overline{B} \\
 & = \overline{A}(A+B) + \overline{B}(A+B) \quad [\because A\overline{A} = 0 \text{ and } B\overline{B} = 0] \\
 & = \overline{A}(A+B) + \overline{B}(A+B) \quad [\because \overline{A} = A] \\
 & = [\overline{A} \cdot (A+B)] + [\overline{B} \cdot (A+B)] \quad [\because \overline{A} + \overline{B} = \overline{A} \cdot \overline{B}] \\
 & = [\overline{A} \cdot (A+B)] + [\overline{B} \cdot (A+B)] \quad [\because \overline{A} \cdot \overline{B} = \overline{A} + \overline{B}] \\
 & =
 \end{aligned}$$



B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

what are MAXTERM and MINTERM?

MAX TERM:- Each term represented max term. It is represented maxterm uncomplemented. Uncomplemented variable is

MIN TERM:- Each term in Standard form represented by m. minimum is represented by 1 (1 or 0 (i.e. A=0) or $\overline{A}=0$)


$$\begin{aligned}
 & Y = (A+B+C) \cdot (A+D) \\
 & = (A+B+C + D\overline{D}) \cdot (A+B+C) \\
 & = (A+B+C+D) \cdot (A+B+C) \\
 & = (A+B+C+D) \cdot (A+B+C+\overline{D}) \\
 & = (A+B+C+D) \cdot (A+B+C+\overline{D}) \cdot (A+B+C+\overline{D})
 \end{aligned}$$

Minimize the following
 $F(A,B,C,D) = AB'C' + A'B'D'$
As we know this is

AB	CD	AB'CD'

$$F(A,B,C,D) = AB'C' + A'B'D'$$

$$\begin{array}{l} A + \bar{B} \\ \bar{A} + B \\ \hline A + B \end{array}$$



B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]
what are MAXTERM and MINTERM & convert the following into Pos Format:

MAXTERM: Each term in standard or canonical POS (Product of sum) is called maxterm. It is represented by m. maxterm is opposite of minterm. maxterm uncomplemented variable is represented by 0 (i.e. $A=0$) & $\bar{A}=1$. Complemented variable is represented by 1 (i.e. $A=1$) & $\bar{A}=0$.

MINTERM: Each term in standard or canonical SOP is called minterm. It is represented by m. minterm is opposite of maxterm. In minterm uncomplemented variable is represented by 1 (i.e. $A=1$) and complemented variable is represented by 0 (i.e. $\bar{A}=0$) & $\bar{A}=1$.

$$\begin{aligned} Y &= (A+B+C) \cdot (A+D) \\ &= (A+B+C+\bar{D}) \cdot (A+B\bar{C}+C\bar{D}+D) \\ &= (A+B+C+\bar{D})(A+B+C+\bar{D}) \cdot (A+B+C+\bar{D}) \cdot (A+B+C+D) \\ &\quad (A+B+C+D) \\ &= (A+B+C+\bar{D}) \cdot (A+B+C+\bar{D}) \cdot (A+B+C+D) \quad [\because A \cdot A = A] \\ &\quad (A+B+C+D) \cdot (A+B+C+D) \quad [\because (A+B+C+D) \cdot (A+B+C+D) = (A+B+C+D)] \end{aligned}$$

Q.6 Minimize the following using K-MAP technique:-

$$F(A,B,C,D) = AB'C' + A'BC + A'B'C'D + ABCD + D(1,5)$$

As we know this is SOP condition. So $\bar{A}=0$ & $A=1$ & these are minterms.

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
AB	00	X	1	1	1
	01	X	1	1	1
	11	X	1	1	1
	10	X	1	1	1

$\downarrow ABC$

$$F(A,B,C,D) = ABC\bar{C} + BC\bar{D} + \bar{A}BC + \bar{A}\bar{D}$$

Ans


B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

Q.7 Simplify the following function using K-map.

$F(A,B,C,D) = \Sigma(1,3,4,5,6,7,9,11,13,15)$ Also implement the simplified function using basic gates only.

Sol: this is SOP condition. So these are minterms. Here $\bar{A}=0$ & $A=1$

Implementation using Basic Gates



$$F(A,B,C,D) = \bar{A} \cdot B + D$$

Q.8 Minimize using K-map and realize using NOR gates only.


$$F(A,B,C,D) = \prod M(3,4,5,7,9,13,14,15) \cdot \prod d(0,2,8)$$

Sol: this is POS condition. So these are maxterms. Then $A=0$ & $\bar{A}=1$



$$\begin{aligned} F &= (A+\bar{B}+C) \cdot (\bar{A}+C+\bar{D}) \\ &\quad (A+\bar{B}+\bar{C}) \cdot (A+\bar{C}+\bar{D}) \\ F &= \bar{F} \end{aligned}$$

$$\begin{aligned} &(A+\bar{B}+C) \\ &\quad (A+\bar{C}+\bar{D}) \\ &\quad (A+\bar{B}+\bar{C}) \\ &\quad (A+\bar{C}+\bar{D}) \end{aligned}$$



$$\begin{aligned} &= (A+\bar{B}+C) \cdot (\bar{A}+C+\bar{D}) \cdot (A+\bar{B}+C) \cdot (A+\bar{C}+\bar{D}) \\ &[\because \bar{A}=A] \\ F &= (A+\bar{B}+C) \cdot (\bar{A}+C+\bar{D}) \cdot (A+\bar{B}+C) \cdot (A+\bar{C}+\bar{D}) \end{aligned}$$

UNIT-5

B. Tech I Year [Subject Name: Electronics Engineering]

UNIT-5

(Q) Draw and explain the block diagram of communication system. (Q) Explain the elements of communication system with the help of block diagram.

Ans → Communication is the transfer of information from Point A to point B using electricity or light.

Communication can be divided into three parts:

(i) Transmitter (ii) Channel (iii) Receiver.

(i) Transmitter: The Transmitter section converts the message signal which may be in the form of audio, video or data.

(A) Information source: It is used to generate message signal which may be in the form of audio, video or data.

(B) Transducer: - It is a device which converts one form of energy into other. Here it converts message signal into electrical signal.

(C) Modulator - Here low frequency message signal is superimposed on high frequency carrier signal so that it can cover long distance.

(D) Amplifier - This block is used to enhance strength of the signal before transmission.

(E) Transmitting Antenna: It is used to convert electrical signal into electromagnetic wave, which can travel in the atmosphere.

(ii) Channel: - The EM waves radiated from transmitting antenna travels through a path or medium to reach receiver. This path or medium is called channel.

Compact Notes

B. Tech I Year

There are two types of channels:
Wired Channel: i.e. optical fiber
Wireless Channel

(i) Noise: It is present with the transmission. There are two types of noise:
Natural noise
Man made noise

are automotive vehicles, etc.

(ii) Receiver

receives electrical signals.

(B) Amplifier

has suffered loss so an amplifier is required.

(C) Demodulator

from the received signal.

(D) Transducer

Converts one form to another.

Compact Notes

the block diagram
of block elements

There are two types of Channel.

Wired Channel: Here the medium is physical i.e. optical fibre, coaxial cable etc.

Wireless Channel: Here medium is air.

Transfer of electricity
into the air.

i) Receiver:

After section
Used to generate
be in the form

Noise: It is unwanted signal which will mix with the transmitted signal when it is in channel.

There are two types of noise.

natural noise: The source of natural noise is radiation from sun and stars

man made noise: The source of man made noise are automobile, motors etc.

i) Receiver: This section consists of.


Receiving Antenna → It is used to convert received EM waves from the channel into carrier signals.

Amplifier: The signal received at the receiver has suffered various types of losses in the atmosphere. So an amplifier is needed to increase its strength.

Demodulator: It is used to separate carrier from the message signal.

Transducer: Finally this circuit is used to convert received message signal in the electrical form to original form (it may be text, audio, data).


Block Diagram of Communication.



(i) Q. What is Modulation? Why modulation is required in communication system?

Ans MODULATION : \rightarrow It is a process in which low frequency message signal is superimposed on the high frequency carrier wave. In this process one of the parameters of the carrier varies according to the message signal.

Message Signal.



Need of Modulation.

(a) Interference or Mixing Problem: \rightarrow As message signals are generally low frequency signals there is large probability of mixing with other signals of the same frequency range also present in the atmosphere. So low frequency message signals are sent through high frequency carrier wave to avoid such problem.

(b) Height of Antenna: Practical height of transmitting or receiving antenna = $\frac{\lambda}{4}$, where λ is the wavelength of the signal being used. If we use low frequency signal, the height of required antenna is of the order of kilometers.

Compact Notes

I part see from booklet

Power dissipation.

(Q.2-ii) The antenna current of an AM transmitter is 8 A when only the carrier is sent, but it increases 8.93 A. when the carrier is modulated by a single sine wave. find Percentage modulation. Determine antenna current when the Percent of modulation is 0.8.

Sol:- We know that

$$I_t = I_c \sqrt{1+m^2} \quad \text{--- (A)}$$

where Transmitter current of Antenna $I_t = 8.93 A$
Carrier current $I_c = 8 A$

put the values of I_t & I_c in eq(A) then we get

$$I_t = I_c \sqrt{1+m^2}$$

$$\frac{I_t}{I_c} = \sqrt{1+m^2}$$

taking square both side then $\left(\frac{I_t}{I_c}\right)^2 = \left(\sqrt{1+m^2}\right)^2$

$$\frac{I_t^2}{I_c^2} = 1 + \frac{m^2}{2} \Rightarrow \frac{(8.93)^2}{(8)^2} = 1 + \frac{m^2}{2}$$

$$\frac{79.7449}{64} = 1 + \frac{m^2}{2}$$

$$1.2460 = 1 + \frac{m^2}{2}$$

$$\frac{m^2}{2} = 0.2460$$

$$m^2 = 0.4920$$

$$m = \sqrt{0.4920}$$

$$m = 0.7014$$

i. Modulation = $m \times 100$
 $= \frac{0.7014 \times 100}{100}$
 $= 70.14\%$

i. $m = 70.14$

(i) What is amplitude Modulation? Define its expression, also draw its frequency spectrum. Explain with the help of graph how to calculate total power radiated by modulated signal.

Determine the expression for the total power radiated by modulated signal.

Amplitude Modulation! - In amplitude Modulation, the amplitude of the Carrier Signal is modulated according to the instantaneous amplitude of the message signal. In this process frequency and phase of the carrier remains constant.

8.93A Expression of Amplitude modulated (AM) Signal.

$$m(t) = V_m \cos(2\pi f_m t)$$

$$c(t) = V_c \cos(2\pi f_c t)$$

$$\begin{aligned} s_{am}(t) &= [V_c + m(t)] \cos 2\pi f_c t \\ &= [V_c + V_m \cos(2\pi f_m t)] \cos 2\pi f_c t. \end{aligned}$$

$m = \frac{V_m}{V_c}$

m is Modulation Index

$$\begin{aligned} &\Rightarrow V_c \cos 2\pi f_c t + V_m \cos 2\pi f_m t \cos 2\pi f_c t \\ &\Rightarrow V_c \cos 2\pi f_c t + \frac{V_m}{2} [\cos 2\pi(f_c + f_m)t + \cos 2\pi(f_c - f_m)t] \\ &\Rightarrow V_c \cos 2\pi f_c t + \frac{V_m}{2} \frac{V_c}{V_c} \cos 2\pi(f_c + f_m)t + \frac{V_m}{2} \cdot \frac{V_c}{V_c} \cos 2\pi(f_c - f_m)t \end{aligned}$$





fig 1 For Amplitude Modulation / (Waveform)

* Expression for total power radiated by the modulated signal & * efficiency :- AM wave has three components. Unmodulated carrier, lower sideband & upper side band.

$$P_{Total} = P_c + P_{USB} + P_{LSB}$$

$$= \frac{V_c^2}{R} + \frac{V_{USB}^2}{R} + \frac{V_{LSB}^2}{R}$$

① Carrier Power P_c: - $P_c = \frac{V_c^2}{R} \rightarrow \text{carrier power}$

$$\therefore \text{the average carrier power} = \frac{(V_c/J_2)^2}{R} = \frac{V_c^2}{2R}$$

② Power in side band :- $P_{USB} = P_{LSB} = \frac{(\frac{mV_c}{2})^2}{\frac{R}{2}} = \frac{m^2 V_c^2}{8R} = \frac{m^2 P_c}{4}$

③ Total Power P_T :- $P_T = P_c + P_{USB} + P_{LSB}$

$$P_T = P_c + \frac{m^2 P_c}{4} + \frac{m^2 P_c}{4} = P_c \left(1 + \frac{m^2}{2}\right)$$

④ Transmission Efficiency :- η :- It is the ratio of the transmitted power which contains the information (i.e. sum of lower side band power and upper side band power) to the total transmitted power P_T.

$$\text{Transmission efficiency} :- \eta = \frac{P_{LSB} + P_{USB}}{P_T} = \frac{\frac{m^2 P_c}{4} + \frac{m^2 P_c}{4}}{P_c \left[1 + \frac{m^2}{2}\right]} = \frac{m^2}{2 \left[1 + \frac{m^2}{2}\right]}$$

$$\eta = \frac{m^2}{2+m^2}$$

$$\therefore \eta = \frac{m^2}{2+m^2} \times 100\%.$$

B. Tech I Year [Subject Name: Electronics Engineering]

(83) An AM radio transmitter radiates 6 kW power when modulation $m = 0.70$. Determine the carrier power.

Ans: For AM signal, power relation is

$$P_t = P_c \left(1 + \frac{m^2}{2}\right)$$

Here $P_t = 6 \text{ kW}$, $m = 0.70$

$$\therefore P_c = \frac{P_t}{1 + \frac{m^2}{2}} = \frac{6 \times 10^3}{1 + \frac{0.49}{2}} = 4.82 \text{ kW}$$

(84) An Audio frequency signal $5 \sin 2\pi \times 500t$ is used to amplitude modulate a carrier of $25 \sin 2\pi \times 10^5 t$. Calculate (i) Modulation Index (ii) Side band frequencies (iii) Amplitude of each side band (iv) Bandwidth required. (V) Total Power

Ans: Given: $m(t) = 5 \sin 2\pi \times 500t$

$$c(t) = 25 \sin 2\pi \times 10^5 t$$

(i) Modulation index, $m = \frac{V_{max}}{V_{c}} = \frac{5}{25} = 0.2 \text{ Ans}$

(ii) Side band frequency, $f_s = f_c + f_m \& f_c - f_m$

$$\text{Here } f_c = 10^5 \text{ Hz} = 100 \text{ kHz}$$

$$\& f_m = 500 \text{ Hz} = 0.5 \text{ kHz}$$

$$\therefore f_c + f_m = 100 + 0.5 = 100.5 \text{ kHz}$$

$$\& f_c - f_m = 100 - 0.5 = 99.5 \text{ kHz} \quad \text{Ans.}$$

Compact Notes

Page- 08

B. Tech I Year [Subject Name: Electronics Engineering]

$$(iii) \text{Amplitude of Side bands} = m \cdot V_c \text{ or } \frac{m \cdot V_c}{2}$$

$$= \frac{0.2 \times 25}{2}$$

$$= 2.5 \text{ V Ans.}$$

$$(iv) \text{Band width} = 2f_m = 2 \times 500 \text{ Hz} \\ = 1 \text{ kHz Ans.}$$

$$(V) \text{Total Power } P_t = P_c \left(1 + \frac{m^2}{2}\right)$$

where $P_c = \text{carrier power}$

$$P_c = \frac{V_c^2}{2R} \text{ where } R = 1 \text{ k}\Omega \quad V_c = 25$$

$$\text{then } P_c = \frac{(25)^2}{2 \times 1} = \frac{625}{2} = 312.50 \text{ Watt}$$

$$P_t = P_c \left(1 + \frac{m^2}{2}\right)$$

$$= 312.50 \left(1 + \frac{0.2^2}{2}\right)$$

$$= 312.50 \left(1 + \frac{0.04}{2}\right) = 312.50 \times 1.02 \\ = 318.75 \text{ Watt}$$

(VI) Transmission efficiency:-

$$\eta = \frac{m^2}{2+m^2} = \frac{(0.2)^2}{2+(0.2)^2}$$

$$P_t = 318.75 \text{ Watt}$$

$$\eta = \frac{0.04}{2+0.04} = \frac{0.04}{2.04} = \frac{4}{204} = \frac{1}{51} = 0.0196$$

$$\therefore \eta = 0.0196 \times 100 = 1.96 \quad \text{Ans}$$

Compact Notes

Page- 09

B.Tech I Year [Subject Name: Fundamentals of Electronics Engineering]

Q.5) Describe AM modulation & Demodulation techniques with diagram.

Amplitude Modulator:-

AN signal can be generated with the help of square law modulator circuit as shown:-

This circuit consists of a non-linear device A bandpass filter.

Carrier source and modulating signal.

$$V(t) = m(t) + V_c \sin 2\pi f_c t \quad (1)$$

$$V_2(t) = aV(t) + bV^2(t) \quad (2)$$

$$\text{But } (1) \text{ in eq. (2)} \quad V_2(t) = a[m(t) + V_c \sin 2\pi f_c t] + b[m^2(t) + V_c^2 \sin^2 2\pi f_c t + 2V_c m(t) \sin 2\pi f_c t]$$

message signal carrier signal squared term squared term AM wave with only 2nd & 4th term are useful. Here LC tuned circuit is used acting as bandpass filter. It frequency response is

$$V(t) = aV_c \sin 2\pi f_c t + 2bV_c m(t) \sin 2\pi f_c t$$

$$V(t) = [aV_c + 2b m(t)] \sin 2\pi f_c t$$

square law modulator can be used to generate AM signal. BW = $2f_m$ Amplitude demodulator:- Linear diode detector or envelope detector can be used for detection of AM signal.

Here diode is

Working as main detecting component.



So sometimes this circuit is also called diode detector. During positive cycle of the input (modulated) signal diode conducts and capacitor charges to its peak value. During negative cycle, the diode gets reverse biased & capacitor discharge through resistor R. So the o/p voltage across capacitor is a spiky envelope of the AM wave, which is same as the message signal.

B.Tech I Year [Subject Name: Electronics Engineering]

Q.6) Describe briefly satellite communication!

Ans:- A satellite is a smaller object that revolves

around a larger object in space. For example, moon is a natural satellite of earth. When communication takes place between two earth stations through a satellite, then it is called as satellite communication. In this communication, E.M. waves are used as carrier signals. These signals carry the information such as voice, audio, video or any other data between ground and space and vice versa.

There are two types of satellite

- i) Artificial
- ii) Natural

a) Artificial Satellite → Artificial satellites are specially designed and launched into space for different applications such as:- Weather monitoring, navigation, T.V., Mobile communication, planetary research etc.
Ex → INSAT, IRS, GSAT etc.

b) A natural Satellite → Natural satellite is any celestial body in space that orbits around a large body. Earth revolves around sun, so it is a satellite. Similarly moon revolves around earth, so it is also a natural satellite.


Application of satellite communication: ① telephone, television, Digital Cinema, Radio broadcasting, Internet access, Military, Disaster management, Amateur radio.

Need of Satellite Communication :-

In communication process, transmission of signals used to occur in two different ways in earlier days. These are - ground wave propagation and sky wave propagation. But maximum distance of communication is limited to 1500km in both propagations. Satellite communication overcomes this limitation. Here communication beyond line of sight distance is possible.

Working → Satellite communication involves four steps:-

- 1) An Uplink earth station or other ground equipment transmits the desired signal to the satellite. The frequency with which the signal is transmitted is called Uplink frequency.
- 2) The satellite amplifies the incoming and changes the frequency.
- 3) The satellite transmits the signal back to Earth. The freq. of the signal is transmitted & reflected to earth is called Downlink freq.
- 4) The ground equipment receives the signal.



(Q7(i)) what is RADAR? Write down the applications of RADAR.

Ans Radar is a detection system that uses radio waves to determine the range, angle, velocity of the objects. It can be used to detect aircraft, ships, space craft, guided missiles etc.


Elements of Radar Communication System

- ① Transmitter
- ② Antenna
- ③ Receiver
- ④ Power supply.

miet

Radio wave from the transmitter, reflects off the object & return to the receiver, giving information about the object's location and speed.

Transmitter of Radar system emits distortion. When signals meet an object, they are usually reflected in many directions. The signals reflected towards the Radar receiver are used for deflection purpose. The time taken by the signal to reach the destination & back to the Radar receiver is used for obtaining the range of the object to be detected. If the object is not fixed & moving away from the transmitter, there will be slight change in the frequency of received signal due to Doppler effect.



RADAR Application :- ① In Military Applications
② Air traffic control ③ Remote sensing ④ Ground traffic control ⑤ Space.

Q.7 D) Write short Notes on Wireless Communication.

Wireless Communication:- Wireless communication is the transmission of voice and data without cable or wires. In place of a physical connection, data travels through electromagnetic signal broadcast from sending facilities to intermediate and end user devices.

The first wireless communication went on the air in the early 20th century using radiotelegraphy, which is radio communication using Morse code or other coded signal. Later as Modulation made it possible to transmit voice and music wirelessly, the medium became known as radio. Wireless transmitters use electromagnetic waves to carry voice, data, video, or signals over a communication path. Examples of wireless devices are, cellular phone, cordless telephone, GPS, Cordless computer system, Wireless LAN, Wireless Routers.

Q.8 Explain different generations and standards in cellular communication :-

Sol. Evolution of Mobile communication:- Mobile wireless communication system has gone through several evolution stages in the past few decades after the introduction of first generation. Mobile network in early 1980s. Due to huge demand for more connection worldwide, mobile communication standard advanced rapidly to support more users.

I(G1) (First Generation Mobile Network):- The first generation of mobile network was deployed in Japan by Nippon Telephone & Telegraph company in 1979. The system used analog signals & had many drawbacks due to technology limitations.

2G (Second Generation):- this generation saw the introduction of GSM (Global system for Mobile communication) technology in the early 90's. It allowed digital voice & data to be sent across the network and allowed users to roam for first time.

2.5G (2.5 Generation):- In the beginning of 2000, an upgrade in technology introduced the packet network which provided high speed data transfer and internet and this generation is called 2.5G. These are used in GPRS, Packet radio.

& EDGE

3G (third Generation):- It was introduced in 2001. The major aims of third generation mobile network were to facilitate greater voice and data capacity. These are used in video calls, chatting, conferencing, Mobile TV, Video on demand services, navigational maps, Mobile gaming etc.

4G (Fourth Generation):- Started in 2010. It is enhanced version of 3G. Network developed by IEEE offers higher data rate and capable to handle more advanced multimedia services. LTE & LTE advanced wireless technology are used in 4G system.

Wireless transmission technology like WiMax are used in 4G system to enhance data rate and network performance.

5G (fifth Generation):- This generation is using advanced technologies to deliver ultra data fast internet and multimedia experience for customers. In order to achieve higher data rate, 5G technology will use millimeter waves and unlicensed spectrum for data transmission. Complex modulation techniques has been developed to support massive data rate.

Q) Write short note on evolution of mobile comm from 1G to 5G.

Generation Type	1G	2G	2.5G	3G	4G	5G
Year	1980 - 1990	1991 - 2000	2001 - 2004	2005 - 2010	2011 - 2020	2021 & forward
Multiplexing	FDMA	TDMA	TDMA	CDMA	OFDMA	NOMA
Bandwidth	30kHz	200kHz	200kHz	5 - 20 MHz	100MHz	1 - 2GHz
Data rate	2.4kbps	14.4kbps	15kbps	11.2Mbps	100Mbps	1Gb/s
Application	Voice (Analog)	Voice & Digital	Voice, SMS, MMS + Video calling	Voice, SMS, MMS + HD & UHD Enhanced Streaming	Enhanced Mobile Broadband	